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I.  Abstract 
This thesis discusses the design and development of 
a beam-leaded 10 volt silicon regulator diode using 
arsenic implant technology to form the junction.  Charac- 
terization data, both electrical and thermal, are also 
contained in the paper. 
The application for the 10 volt regulator diode is as 
a level shifter in a driver hybrid integrated circuit that 
requires a pair of devices that are matched to within one 
percent for breakdown voltage at an operating current of 
I =10mA.  The HIC is part of an 18 GHz digital trans- 
mission system. 
Arsenic implantation technology was chosen over 
standard diffusion techniques in order to take advantage 
of the uniformity of properties associated with this 
process.  Results indicate that very uniform electrical 
characteristics for breakdown voltage (VRR) and forward 
voltage (Vp) are realized over a single wafer.  Tight 
control of the breakdown characteristic is important 
because of the one percent matching requirement on diode 
pairs by the circuit application. 
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II.  Introduction 
This thesis describes the design and development of 
a silicon beam-leaded 10 volt regulator diode.  The device 
is one of a matched pair utilized as a level shifter in a 
driver hybrid integrated circuit.  This circuit is part of 
an 18 GHz digital transmission system.  Ion implant 
technology is used to form the arsenic N  junction. 
Previously, encapsulated regulator diodes utilized dif- 
fused junctions from both boron and arsenic sources.  The 
advantage of using an implanted arsenic junction is the 
potential of precise control and uniformity of properties 
associated with this process.  Thus, very uniform 
electrical characteristics can be realized over a single 
wafer, and wafer to wafer variations can be kept to a 
minimum.  Consequently, the use of implant technology can 
result in a potential increase in the overall yield for 
this application and a reduction of the cost of fabrica- 
tion.  In addition, the tight control of the electrical 
characteristic is important because of the matching 
requirement of less than one percent for the breakdown 
voltage of diode pairs for the circuit application.  The 
device is a prototype for a potential family of low 
voltage regulators utilizing beam-lead sealed junction and 
ion implant technology. 
- 2 - 
Included in this paper are details relating to the 
design, development and fabrication of the device, dis- 
tributions of the device electrical parameters and specific 
characterization data. 
12 3 III.  Review of Voltage Breakdown Theory ' ' 
In a PN junction in silicon, breakdown is primarily 
a function of two mechanisms:  Zener which is a tunneling 
process and avalanche multiplication. 
The Zener or tunneling effect is dominant for 
junctions with a breakdown voltage less than 4E .   . 
Consequently, the junction must have relatively high doping 
18   —3 
concentrations, in excess of 10   cm  , on both the n and 
p sides.  In order for tunneling to take place, a very 
high electric field on the order of 10  V/cm is necessary. 
This initiates electron and hole conduction which corre- 
sponds to a transition of an electron from the valence 
band to the conduction band.  In other words, the electron 
tunnels through the forbidden energy gap ("E ) .  The 
tunneling current density is given by 
3/2 3  „TT 87r/2m*  E I 
h"  E 
/2m*   qJ   EV                ,      °"V'UL     *g        , 
Jt  =     u2  A/2        eXP   ( 3gEh } 
where     E  =  electric  field 
E     =  band  gap 
V =   applied voltage 
h =  Planck's   constant 
-   3   - 
Since the band gap in silicon decreases with increasing 
temperature, the breakdown voltage due to tunneling has a 
negative temperature coefficient. 
The avalanche breakdown effect is dominant for 
junctions with a breakdown voltage greater than 6Ea/a- 
The avalanche mechanism relies on the impact ionization of 
carriers.  Electron-hole pairs are generated within the 
depletion region by the collision of high energy carriers, 
resulting from a strong electric field, with the lattice 
structure.  The newly generated carrier pairs are, in 
turn, accelerated by the electric field to produce more 
collisions to generate additional carrier pairs.  This 
process results in a multiplication effect of carriers 
termed avalanching and eventually leads to the breakdown 
of the junction (see Figure (a) below). 
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Figure (a) Avalanche Multiplication of Holes and 
Electrons in the Depletion Region 
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If the avalanche process is initiated by holes, the 
incremental hole current at x is given by Equation (1). 
dl 
■3-Z- -   (a -a ) I  = a I (1) dx     p  n  p    n ' 
Similarly, if the avalanche process is initiated by 
electrons, the incremental electron current is given by 
Equation (2). 
dl 
n
 - (a -a )I  = a I (2) dx      n  p  n    p 
where 
a = A exp (-Eg^y] ) (3) 
and for electrons 
A = 3.8x106 cm"1 
b = 1.75xl06 V/cm 
m = 1 
for holes 
A = 2.25xl07 
b = 3.26xl06 
m =   1 
The  solutions  of Equations   (1)   and   (2)   with the 
following boundary  conditions 
1=1   (W)   =  M  I for holes P P Po 
1=1 (o) = M I      for electrons 
n       n no 
- 5 
are given as follows. 
For holes, 
1
 " M~ = fo  °P exp [_/o (ap~an)dx,]dx t4> 
P      F 
For electrons, 
1   -  rr- =  /     a     exp   [-/      (a  -a   )dx']dx (5) M on^xnp ' n * 
where 
I   (W) 
cr p 
and 
I   (o) 
\K - n M     = n       I   (W) n 
The   avalanche breakdown  is  defined  as   the voltage where  M 
P 
or M become infinite.  Thus, Equations (4) and (5) reduce 
to Equations (6) and (7) . 
fQ  a     exp [-/* (a -an)dx']dx = 1 (6) 
/W a  exp [-/W (a -a )dx']dx = 1 (7) 
o  n   ^    x  n  p 
If both  electrons   and holes   contribute  to  the  avalanche 
process,   the breakdown  condition is  given by  solving 
Equations   (6)   and   (7)   simultaneously. 
Poisson's  equation states  that 
dE  _     p  
dx
       Vo (8) 
-   6   - 
3 
where     p  =   charge  density per unit volume  q/cm 
Kq   =   dielectric  constant 
e     =   8.86xl0~14  F/cm 
The   ionization  rate  a  given by  Equation   (3)   is   a  function 
of  the  electric   field.     From the  above  breakdown  condi- 
tions   (Equations   (6)   and   (7)),   the  solutions  of  Poisson's 
equation  for  the  electric   field  and potential   and  the 
field  dependence   of  the  ionization  rates,   the maximum 
electric   field  and  depletion  layer width  can be  calculated, 
From this  is   derived  the breakdown  conditions   for  the 
abrupt junction 
K  e     E   2        , 
V    =   ( ■    °—2L_)    r±_) (Q) VB K 2q '     X,' ^' 
and for the linear junction 
3/2 4E ' 2K„e 
v =   ™  /__S_o (10) 
B     3       qa 
where N_. = background doping 
a = impurity gradient 
E = maximum electric field 
m 
For the 10 volt regulator diode, the primary break- 
down mechanism is avalanche multiplication.  Consequently, 
the temperature coefficient is positive. 
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IV. Device Structure 
The device structure consists of a 500ym square chip 
with four gold beams extending from the chip as shown in 
Figure 1.  The beams are 80ym wide and extend 170um from 
the edge of the chip.  The beam with the flag indicates . 
the one that connects to the N  junction, the beam 
directly opposite connects to the P  substrate.  The 
purpose of the two other beams is primary for mechanical 
stability in handling and bonding.  The beams are offset 
in order to obtain the maximum possible number of devices 
on a wafer.  Thick gold (~12ym) is utilized for the entire 
gold pattern in order to insure good thermal characteris- 
tics.  The active N  contact is a 160ym diameter dot, 
-4   2        + Figure 1, the area being 2.01x10   cm .  The P  substrate 
-4   2 
contact consists of a horseshoe-shaped area 2.15x10   cm 
(Figure 1). 
V. Design Considerations 
A.  Electrical 
In the design of the 10 volt regulator diode, 
particular attention was paid to the matching requirement 
of a pair of devices to match within one percent for 
breakdown voltage.  Arsenic implant technology was chosen 
over diffusion techniques in order to take advantage of 
the uniformity of properties associated with this 
technique. 
- 8 - 
Low  resistivity  starting material   (.014   to   .018  Qcra) 
was   chosen  in order to  keep  series   resistance  to  a 
minimum.     Tentative   requirements   of  the  circuit  are  given 
in Table  I. 
TABLE   I 
Min. Nom. Max. 
Test 
Parameter Condition 
xs VR=1V 
*   BV IR=10mA 
Z. br I  =10mA 
i  =lmA 
F=1KC 
TCBV IR=10mA 
O.lyA 
9.5V 10.0V 10.5V 
17.on 
+6mV/°C 
"Matched pair  required  for  circuit within  +1.0%. 
B.     Thermal   and Mechanical 
The   actual   device   design  required  consideration  of 
heat  dissipation  associated with the  device's   relatively 
high  current   (I  =10mA)   requirement.     In  order to  lower the 
heating  effects,   thick  gold   (12   ym)   was   utilized over 
all  the metallization paths   and beams.     This   is   a  change 
from  the  standard  fabrication  techniques  where   thin  gold 
(1   to  2   ym)   normally  is  utilized over the metalliza- 
tion paths   on  the  chip  and thick  gold is   used only  for the 
4 beams.     Results   of  thermal   analyses      (see Figures   2,3)   for 
ideal   conditions   indicates   that  the operating temperature 
-   9   - 
at  the  circuit bias   conditions   (I  =10mA)   will  be   approxi- 
mately   34.6°C  above  the  ambient.     Actual   junction 
temperature  measured on devices   operated  at   I  =10mA is 
approximately  36.5°C  above  the  ambient which  is   somewhat 
higher  than  the model predicts.     This   is   expected  since 
the  simple model  relates  to  ideal   conditions.    -Figure   3 
is   a plot of  the  temperature  rise   as   a   function  of 
dissipated power.     Both  the measured  curve   and  a  calcu- 
lated value  at   lOOmw  are   included. 
Four beams   are  included in  the  design  structure,   only 
two of which  are  electrically  active.     The   remaining  two 
beams   are  intended to  facilitate mechanical   stability  in 
handling of  the  devices   during  subsequent testing  and 
bonding operations. 
VI.     Experimental Work 
A  range  of  starting material   from   .0 07  flcm to   .0 20 
ficm boron doped P-type bulk material with  a  <111>   crystal 
orientation  and  a  reference   flat  cut  on  the   <211>   plane 
were  used to make  control  samples  in  order to  determine  a 
suitable   range  in  starting material.     Silicon  dioxide was 
thermally  grown  to   a  thickness   of   8000   angstroms   and  400ym 
diameter windows were opened to implant the  arsenic  junc7 
tion.     The   arsenic  dose utilized  for  this  phase of  the 
15       -2 experiment was   5.0x10        cm       implanted  at   50  keV. 
From the  results  of the  experiment,   the  suitable 
range  of  starting material   for  the  10   volt  diode was 
-   10 
selected  to be   from   .014   to   .018  ficm.     With  this   range   of 
starting material,   the  variation of  the breakdown  charac- 
teristics   could be held   to  less   than  +5  percent.     Lower 
resistivity material  such  as   .00 7  ficm  required  longer 
drive-in  times   at  1270°C   (200  minutes),   and  resulted in  a 
sheet  resistance   (pq)   that was   relatively high   (130   fi/D). 
In   addition,   the  surface   concentration  calculated   from 
19        -3 the   gaussian  profile was   also  lower,   2.3x10        cm     ,   which 
was   very  close  to  the  substrate  doping of  approximately 
19        -3 1.6x10        cm     .     Actual  devices  that were   fabricated ended 
up   as   shorts   after metallization,   although  diode  charac- 
teristics  were  measured prior  to metallization.     These 
characteristics   tended  to be  unstable  and relatively  soft. 
It  is  possible  that  some  probe  damage was   occurring 
because  of  the  shallower  junctions. 
Samples with  Van  der Pauw patterns,    '     on which   four 
point measurements   are  made   at  the periphery  of  samples 
with   arbitrary  shapes,  were   also  processed  on   .017  ficm 
material   for  sheet  resistance  measurements.     The   implanted 
15        -2 
arsenic  dose  used  for  this  phase  ranged  from  1.0x10        cm 
15        -2 to  5.0x10        cm       at  50   KeV.     The  purpose was   to determine 
if  the  use  of  a  lower  arsenic  dose was   feasible  for  appli- 
cation  to the  10  volt diode. 
Both  1200°C  and  1270°C  drive-in temperatures were 
investigated.     Two different  gas   flows were   also investi- 
gated:     100  percent nitrogen  and  a  50  percent nitrogen, 
-   11  - 
50  percent  oxygen mixture.     In  Figures   4   and  5   are  given 
the  results   for sheet  resistance   and  junction depth  as   a 
function of  arsenic  dose  for both  a  4-hour  1200°C   and 
2-hour  1270°C  drive-in process.     The   sheet  resistance was 
measured on  20   Van  der Pauw patterns   on  each   sample  across 
the  center  of the wafer,   10   from the top  to bottom and  10 
from left  to  right.     Junction  depth was  measured  through 
angle   lap   and  staining  techniques.     Measurements  of   pq 
obtained on  each  sample were  very uniform.     With  decreasing 
arsenic  dose,   the breakdown  voltage   increased  slightly 
15 (approximately  1.0  volt  for  a  range of  arsenic  of   5.0x10 
-2 15        -2 cm       to  2.0x10        cm       for  the  1270°C drive-m of  2  hours) , 
while   pq   increased  quite  rapidly  as   is   shown  in  Figure   4. 
Consequently,   the  surface   concentration  decreased  as 
indicated in Figure  6.      It was  decided to  use  an  arsenic 
15        -2 dose of  5.0x10        cm       for the   fabrication of  the  10   volt 
diode  in order  to  insure  a  low  pq   and  a  relatively high 
surface  concentration.     In  addition,   the  1270°C drive-in 
was  done  in  50  percent nitrogen and  50   percent oxygen 
since  the   2000   to  2500   angstrom  layer of  silicon  dioxide 
resulting  from the drive-in  acts   as   a  cap  to  insure  that 
the  arsenic is  retained on the  surface.     The   arsenic 
profile that  is  obtained is   discussed in  a  later  section. 
The  number  of  samples  that were   run  in  the  experiments 
were  limited,   and no statistical  data was   obtained to 
-   12 
indicate   the  range  of  variations   due   to  the  ion  implant 
7 
and  drive-m processes.     Previous   studies     on   arsenic 
implanted buried  layers   indicate  that  short-time   variations 
(over  a  six-week  period)   in  sheet  resistance   are   relatively 
small,   the  standard  deviation being  less  than  2  percent 
for the drive-in process   and  less   than   1  percent   for  the 
arsenic  implant.      These  results   represent  relatively   low 
pq  measurements   (<15   fi/n)   on high   resistivity  substances 
(2   to   4  flcm).     However,   it  is   expected that   control   in   pq 
for  the  diode  process  may   approach  this   degree  of  tight- 
ness .     Experiments   are  planned  in the   future   in  order  to 
determine what  type  variations   in  pq   can be  expected. 
VII.     Arsenic  Implanted Junction 
The   arsenic  implant was   done  at  50   keV with   a  dose 
15        -2 of   5x10        cm       in the  Reading BTL  ion pre-deposit machine. 
In  this  machine,   the  substrate   (wafer)   is   located  on   a 
carousel which  is   tilted  at   approximately   an   8°   angle 
toward  the  ion beam to  obtain  a  random orientation  of  the 
p 
crystal   lattice   to  minimize   channeling.        The  drive-in 
diffusion was   done  at  1270°C  in   a  50  percent oxygen,   50 
percent nitrogen  gas  mixture   for  100   minutes,   resulting 
in  an  approximately  2400   angstrom thermally   grown silicon 
dioxide  layer. 
Figure 7 contains the profile information on the 
implanted arsenic junction which was determined from 
- 13 - 
9 differential conductivity measurements,  a method of 
measuring the conductivity of a sample in discrete steps 
while removing layers of silicon by controlled anodization 
and secondary ion mass spectrometry (SIMS) measurements. 
In addition, a calculated Gaussian profile   is included. 
In the determination of the calculated profile, the initial 
implant dose was assumed to be a Gaussian with projected 
range, R =.0324 ym, and standard deviation, AR =.0120 ym. 
The diffusion constant was assumed to be concentration 
12 independent and was calculated from the equation: 
D±  = 22.9 exp (~4^jieV) = 9.39xl0-13 cm2/sec 
It can be noted in Figure 7 that the measured differential 
conductivity data agrees very closely with the upper 
portion of the calculated Gaussian profile.  This agrees 
with theory since the surface concentration Cq approaches 
19 the intrinsic carrier concentration n. (2.5x10   at 
12 13 1270°C)  '   and the diffusion constant for arsenic can be 
assumed to be concentration independent.  At the surface, 
the measured differential conductivity profile shows a 
higher concentration than the calculated profile which can 
be attributed to arsenic "pile up" due to reoxidation 
during drive in.    Secondary ion mass spectrometry (SIMS) 
measurements of the arsenic profile do not agree with the 
differential conductivity measurements or the calculated 
Gaussian profile.  However, the junction depth indicated 
- 14 - 
from the SIMS profile agrees with the value obtained from 
angle lap and stain techniques (2.8 um) .  More samples 
will be measured in the future to resolve this discrepancy. 
The background boron profile was also determined from 
9 
secondary ion mass spectrometry  (SIMS).  The profile 
indicates a dip (depletion) in the concentration (to 
18        — 3 
approximately  6.4x10        cm     )   in  the  vicinity of  the 
junction, indicating that there may be some interaction 
between the boron and the arsenic during the drive in 
14 15 diffusion.  '    In addition, the boron concentration at 
18   —3 the surface was slightly higher (approximately 8x10   cm  ) 
18   —3 than the initial substrate doping level of 7.4x10   cm  , 
indicating that there may have been some diffusion of the 
boron toward the surface because of the electric field 
present due to the arsenic profile gradient. 
VIII.  Fabrication Process 
A. Material  Requirements 
The  starting material  consists  of  a P-type  <111> 
oriented boron  doped bulk material with  a  resistivity 
range .from   .014   to   .018  ohm  cm.     The   slices   include   a 
reference   flat   cut  on  the  <211>  plane.     Wafer  diameter   is 
approximately  1.5  inches   and wafer thickness   ranges   from 
9 to 11 mils. 
+ 
B. Initial Oxidation and N  Contact Window 
o 
An   8000A silicon  dioxide   layer is   thermally  grown 
on  the  slice  in a  1050°C  steam ambient.     Positive   resist 
-  15  - 
photolithography  is   utilized  to  define   a   16 0   pm N     contact 
window   (Figure   1),   and buffered hydrofluoric   acid  to 
remove  the  oxide   from the window. 
C.     Arsenic  Implant  and  Drive   In 
The  N     arsenic   junction  is   obtained  through  the  use 
15 
of  ion implantation  techniques.     A dose of   5.0x10        As 
_2 
cm       is  implanted  at  an  energy  of   50  keV.     All   devices 
that were  processed were  implanted in the  Reading  BTL  ion 
pre-deposit machine.     Details   of  the  implant process   are 
included  in the previous   section.     The  wafers   are  then 
cleaned  using oxygen plasma  techniques   to  remove   any 
organic  contaminant  that may  have  been  deposited during 
the ion implant process.     The wafers   are   etched  for  a 
relatively  short  time   (30   sec.)   in buffered hydrofluoric 
acid  solution  to  remove  approximately  500   angstroms   of 
arsenic  doped SiO~   from the  surface.     Drive-in  of  the 
arsenic  is  done  at  1270°C   for  approximately   100  minutes 
in  50%  N2   and  50%  0-.     This   cycle   results   in  a  sheet 
resistance  of  approximately   20  0,/a   and  a  junction depth 
of  approximately  2.8   um.      In   addition,   approximately   2 400 
angstroms  of  silicon dioxide is  thermally  grown  in the N 
window.     The   P     contact window   (horseshoe)   is   then opened 
utilizing positive photoresist  as   shown in  Figure   1. 
D
•     Silicon Nitride  Deposition 
After  a  9 00°C dry  oxidation  for   30  minutes   (approxi- 
mately  200   angstroms),   a  layer  of  silicon nitride   2000 
-   16   - 
angstroms thick is deposited in a Nitrox facility for the 
purpose of providing a sodium ion barrier.  An additional 
2000 angstrom layer of silicon dioxide is deposited in the 
same Nitrox facility on top of the nitride.  Positive 
photoresist is utilized to open the contact areas in the 
deposited SiO-.  The photoresist is removed and the wafers 
are placed in a solution of hot phosphoric acid to remove 
the Si_N. from the contact areas, with the SiO„ pattern 
providing the mask.  A short buffered hydrofluoric acid 
(approximately 2 minutes) etch is used to remove the 
deposited SiO^ mask pattern and oxide present in the N 
wi ndow. 
E.  Metalli zation 
After the wafer is thoroughly cleaned, it is placed 
o 
in a vacuum station and a 100A layer of platinum is RF 
sputtered onto the surface.  The wafer is then sintered 
for 15 minutes at 500°C in a vacuum.  It is important at 
this step that the contact areas be completely free of 
residual contaminants and oxides in order for a uniform 
layer of platinum silicide to form in the contact area 
without voids.  The unreacted platinum is removed and the 
o 
wafer is again placed in a vacuum station, and a 1000A 
o o 
of titanium, 150A of titanium nitride and 1000A of 
platinum are RF sputtered on the surface.  The slices are 
removed from the station and the platinum overlay pattern 
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is defined utilizing a positive photoresist mask.  The 
titanium remains on the surface of the wafer after this 
process step to provide a conductive layer for gold 
plating purposes.  Positive photoresist is utilized to 
define the areas of the pattern to be plated.  Gold is 
plated to a thickness of 12 ym over the entire pattern as 
shown in Figure 1.  Finally the titanium is removed and 
the wafer is ready for a sample front probe. 
F. Separation 
After a pattern of laser holes has been drilled into 
the pattern side of the wafer for back alignment purposes, 
the wafers are mounted face down with a suitable mounting 
media on a 100 mil thick, 2.25 inch diameter magnetic 
carrier and ground to a final wafer thickness of 2.5 + .1 
mils.  After a suitable surface preparation, the back of 
the slice is plated with nickel and permalloy for magnetic 
handling purposes.  Negative photoresist is utilized to 
define the chip pattern, and the devices are separated 
using silicon etching techniques.  Buffered hydrofluoric 
acid is used to remove the silicon dioxide, and a plasma 
etching technique is used to remove the silicon nitride 
from the back of the beams.  Finally, titanium is also 
removed from the back of the beams. 
G. Testing 
The DC electrical characteristics of the devices are 
back probed (probed on the back of the beams) using an 
- 18 - 
automatic test system, and bad devices are marked with ink. 
The devices are demounted from the mounting media, and the 
good ones are transferred to another magnetic carrier in 
a matrix array for further testing and shipping. 
IX.  Device Characterization 
A. Breakdown Voltage and Temperature Coefficient 
A plot of breakdown voltage as a function of the 
reverse current is given in Figure 8.  Heating effects 
were kept to a minimum since the test time that was used 
on the AAI test set was on the order of 100 milliseconds. 
The breakdown voltage is primarily due to avalanche effects 
having a positive temperature coefficient (TCBV) as indi- 
cated by Figure 9.  The calculated value of TCBV is 5.84 
mV/°C.  In addition, TCBV is current independent with the 
self-heating effects removed.  The temperature 
17 
coefficient   can be defined as 
9VB 
TCBV = g^ , 
1
 I = const. 
Since the curve is linear 
AV„     TT 
TCBV = ^2-   (^) 
B. Leakage Current 
Leakage current (IR) was measured and plotted as a 
function of voltage at a number of temperatures (Figure 
10).  The leakage current consists of two components, the 
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current due to the generation of electron hole pairs in 
1 8 the depletion region given by the equation 
1   n' 
I    = ■=■ q — WA. 
gen   2   T0    D 
where 
n.   =  the  intrinsic  carrier  concentration 
x     =   the effective  lifetime   of  carriers o 
A-   =  the  area  of  the  junction 
W =  the  depletion width 
18 and the diffusion  current  given by  the equation 
2 Dn            D I,.,, =  q n.      A. [77-=— + .T f   ] diff        ^     x        i ISLL N-JJ J An           Dp 
where 
D     and  D     =  the  diffusivity of electrons   and holes 
n     p J 
L  and IV = the diffusion lengths for electrons and 
holes 
N, and N = the impurity concentrations of acceptors 
and donors 
The diffusion current component is primarily temperature 
dependent and dominates as temperature is increased, as 
indicated in Figure 10.  The generation current is less 
temperature sensitive but is voltage dependent and 
dominates more at lower temperatures as indicated in the 
figure at the lower temperatures. 
The devices exhibited very low leakage currents 
(<.2nA) when measured at reverse voltages less than 4.0 
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volts at ambients of 50°C or less.  These values were 
difficult to measure accurately with the existing test 
equipment. 
C.  Small Signal Breakdown Impedance 
The impedance in breakdown, Z,  , is defined as the 
small signal AC impedance of a diode measured at a DC 
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reverse bias condition and is given by the equation 
dVR 
br   dl^     _        ,  . R  '  I_. = constant 
The frequency used in the measurements was 1 KHz.  The 
level of the AC component was made equal or less than 0.1 
Z,       as a function of current is plotted in Figure 11. 
The curve is essentially linear, but at the higher cur- 
rents levels off slightly.  This is due to the series 
resistance of the diode contributing a significant com- 
ponent to the total value of Z,  .  Temperature effects on 
Z*  were found to be negligible . 
D.  Capacitance 
1 18 The capacitance is defined by the equation 
c = cT + cs 
where 
Ks   EO  A. 
CT =  rj —     (junction  capacitance) 
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and 
K     e 
Cs  =  -^—-    A  overlav   (overlay  stray  capacitance) 
and where 
K„   and K  = the dielectric constants of the silicon 
and silicon dioxide 
W and W  = the depletion layer width for the silicon 
and thickness of the oxide 
A. = the area of the junction 
A     ,   = the area of the metallized pattern over 
"   the oxide for the active junction contact 
The   capacitance   is  plotted  as   a  function of  reverse 
18 
voltage  in  Figure  12.     Capacitance   is   defined  as 
r,     2 2 qa K0   e        , ,_ 
r     =    r So-, 1/3 
CT l12(VR+c|)B) J 
where 
*„  =  the built-in voltage 
a =  impurity  concentration gradient  at the junction 
The  capacitance  voltage   characteristic  indicates   that  the 
junction is   approximately  linear  for V >2.   0   volts. 
E.      Forward  Characteristics 
Figure   13   is   a  typical   forward  characteristic  as   a 
function of temperature.     The  theoretical  expression  for 
18 the  forward  current       is 
IF(VA)   =   lQ   (exp  5!|-  i) 
-   22   - 
where 
I  = the saturation current 
o 
Va = the applied junction voltage 
n~l = an experimental constant 
qVA for values of exp (-pjr) >> 1 
d (In I)  _  g 
dV        nkT 
The value of n was calculated at three temperatures and 
is given in the table below. 
Temperature   °C n Series   Resistance (fi) 
-51 1.22 .88 
25 1.15 .82 
150 1.11 .86 
The decrease in n at high temperatures is because of the 
increase in the diffusion current component discussed 
earlier in the section on leakage current (Section VIII, 
Part B).  Series resistance was also calculated from the 
curves for three temperatures and is included in the table 
above.  There was no significant difference noted for the 
three measurements. 
3 F.  Avalanche Noise 
Small changes in reverse bias current while the diode 
is biased in the region of the knee will cause variations 
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in the breakdown voltage which appear as a noise voltage. 
This noise voltage is observed in the form of very fast 
erratic pulses and is primarily a function of the 
avalanche mechanism.  It is caused by the switching on and 
off of microplasmas or small areas of the junction break- 
ing down initially in the region of the knee.  As the 
current is increased, additional microplasmas are formed. 
These microplasmas generally occur in steps of 50 to 100 
yA and also emit localized light.  When the current 
reaches a certain level, the whole junction is in breakdown 
and the erratic conditions diminish.  Figure 14 is a 
sample plot of the avalanche noise as a function of re- 
verse current.  The highest peak in 4noise occurs at a 
current level of 30 yA with other lower peaks at approxi- 
mately 40 yA intervals. 
G.  Thermal Characteristics 
Figure 3 includes a plot of temperature rise as a 
function of dissipated power.  Also included are the 
results of a thermal analysis based on the model in Figure 
2.  The measurements on the device were taken on the back 
of a chip bonded to a ceramic substrate in a free air 
ambient.  The measurements were made with a radiometric 
microscope with the diode biased in the reverse direction. 
Results indicate a linear characteristic (temperature vs. 
power) up to nearly 20 0 mW.  Above this power level, the 
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curve is slightly nonlinear.  This nonlinearity may be 
attributed to a non-uniform current density occurring at 
high current levels that may be causing localized hot 
spots.  However, this is well above the normal range of 
the expected operating level of the device.  The thermal 
impedance (8T) calculated in the linear portion of the 
curve is 36 6°C/W. 
X. Yields   and  Distributions 
Distributions of various device characteristics are 
summarized in Figures 15 to 19.  This data represents a 
random sample taken from a single slice.  In all, three 
good slices have been finished, and all exhibited similar 
characteristics.  Potential yields ranged from 56% to 69% 
for the three slices.  As indicated in the distribution 
of the breakdown voltage, approximately 90% of the good 
devices would meet a 1%  matching requirement at I =10mA. 
XI. Reliability 
Reliability  studies   for the beam-leaded silicon 10 
volt regulator diode   are  being  initiated.     However,   some 
indication of  the  reliability  can be   obtained  from  results 
on packaged  devices.     Figure  20  represents   life  regression 
curves  of  a  standard  low  voltage  packaged device with  no 
silicon  nitride  passivation.     It  is   anticipated that  the 
beam-leaded regulator diode would show improve  reliability 
as  compared to  the packaged device because of  silicon 
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nitride passivation.  In addition, since the operating 
point (100 mW) for the device would tend to raise the 
junction temperature only 36.5°C above the ambient, ex- 
cellent reliability can be expected. 
XII.  Summary 
The design and fabrication of a beam-leaded 10 volt 
silicon, regulator diode using arsenic implant technology 
was described.  Typical device characteristics and sample 
distributions were presented and discussed.  Initial 
results indicate that the device will have no problem in 
meeting the one percent matching requirement of pairs for 
the level shifter circuit application. 
The device is a prototype for a family of beam- 
leaded low voltage regulator diodes. 
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